Introduction
Dr. of Engineering (Waseda University)
Practical experience in the development of analog LSI’s and design technologies at Sanyo Semiconductor Company. No likes and dislikes in human beings (as well as wines).
HP：http://www.f.waseda.jp/inoue_yasuaki/
Research
Circuit-Level Verification Technologies
It is a difficult challenge, an engineer’s dream, in high performance system LSI developments to finish designs with the first silicon without repeating any more design modifications again. The circuit-level verification technologies are to verify the validity of LSI designs at the circuit level by using numerical techniques solving nonlinear circuit equations. The technologies are very important not only for analog designs but also for digital. We try to realize the dream by proposing new and efficient verification approaches, algorithms and circuit models.
Key words: circuit-level verification, nonlinear circuit analysis, circuit simulation, analog LSI design technology, analog LSI CAD
Key words: circuit-level verification, nonlinear circuit analysis, circuit simulation, analog LSI design technology, analog LSI CAD
Research Area
- Circuit-Level Verification Technologies
- Numerical Analysis of Nonlinear Circuits and Systems
- Analog LSI Designs
- LSI Simulation Technologies
